Suppose you have a combinational circuit between two registers driven by a clock

Use the concept of register-retiming.
divide the total combinatorial delay in two segments such that individually the delay is less the clock period.
this can be done by inserting a flip-flop in the combinational path.
e.g,
clock period --- 5 nstotal cominational delay ---- 7
then divide the 7ns path in two path of 4 or 3 (best results are obtained if delays are same for both path i.e 3.5ns) by inserting a flip-flop in between. _{Your Comment}

0
0
_{New Answer}

Contributors: *,

Q What is mortgage?
Q How do use hierarchies in the charts added to chart canvas in sap lumira?
Q The word exactly opposite to ‘NOMINAL’:
Q If there are no indexes defined on any of the columns in the above two tables, which columns would you index to speed up the left join query?
Q Who called Gandhiji as ‘One man Battalion’ ?
Q What is an area sweep and when is it used in idms?
Q What is the difference between the state and props in reactjs?
Q 6 year old child who had a history of primary herpes simplex has got a recurrent infection. What is the likely cause:
Q What is "Disha"
Q From which nations, we have taken the provision of judicial review-
Q How is the splitting of file invoked in Hadoop Framework ?

Question

Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal?

Answers

Search

Can you Answer!!