Yes, Genesys generates the address translation path for all the memory accesses (when the address translation switch is on). It even gives the user full biasing control of the different events that are connected to the process, including interrupts and aliasing.   _{Your Comment}